


FIG. 2 115\_م إ **VDDQ** VDD LEVEL CONVERSION CIRCUIT **OUTPUT BUFFER** 113 □ LVO OB 116 - PAD LEVEL CONVERSION CIRCUIT INPUT BUFFER 114 🗗 ΙB LVI **-112** 

FIG. 3



## FIG. 4

ENi	NMOS size (um)	I/O Power supply voltage VDDQ (V)			
code		1.5	1.8	2.2	2.5
(001)	44	566	345	231	189
(010)	88	283	173	116	95
(011)	132	189	115	77	63
(100)	176	142	86	58	47
(101)	220	113	69)	46	38
(110)	264	94	58	(39)	32
(111)	308	81	49	33	27
				A1	B1

## (B) (SLAVE INTEGRATED CIRCUIT)

ENi	NMOS size (um)	I/O Power supply voltage VDDQ (V)				
code		1.5	1.8	2.2	2.5	
(001)	40	228	182	151	136	
(010)	80	114	91	76	68	
(011)	120	76	61	50	45	
(100)	160	57	46	(38)	34	
(101)	200	46	36	30	27	
(110)	240	38	30	25	23	
(111)	280	33	26	22	19	
	<del></del>			Å2	<del>``</del> В2	

4/28





FIG. 6






FIG. 8




FIG. 9







FIG. 10






9 / 28



10 / 28



11 / 28




FIG. 15

То	From	What		CODE		
10				from	<u>what</u>	
All	Master	START ALL SETTING MODES	000	100	0000	
All	Master	COMPLETE ALL SETTING MODES	000	100	0001	
VGEN	Master	REQUEST VOLTAGE SETTING (UP)	111	100	0010	
VGEN	Master	REQUEST VOLTAGE SETTING (DOWN)	111	100	0011	
Master	VGEN	COMPLETE VOLTAGE SETTING	100	111	0100	
Slave	Master	REQUEST TO START W SETTING	id	100	0101	
Slave	Master	REQUEST TO SET W STANDARD VALUE	id	100	0110	
Master	Slave	COMPLETE W SETTING (SUCCEEDED)	100	id	0111	
Master	Slave	COMPLETE W SETTING (FAILED)	100	id	1000	

FIG. 16




FIG. 17




FIG. 18





FIG. 19



15 / 28




FIG. 21





FIG. 22






FIG. 24




FIG. 25







FIG. 26




19 / 28





20 / 28



21/28











FIG. 33






FIG. 35




FIG. 36

